Moestedt, Andreas and Landin, Anders (1996) The DDMlite prototype, implementation and early results. In: Sixth Workshop on Shared-Memory Multiprocessing, October 1996, Boston, Massachusetts, USA.
Full text not available from this repository.
The DDMlite is a COMA shared-memory multiprocessor prototype built at SICS. Starting in June last year, less than two man years has been spent on architecture, hardware design, implementation and debugging to a running system. Using experience from previous projects, focusing on the research-relevant architectural issues while sacrificing some performance, and using state-of-the art tools, we have been able to build a functional multiprocessor prototype with a minimal effort. When fully equipped the DDMlite will have 24 processors and 192 MB COMA attraction memory. The custom node controller board consists of three Xilinx XC4013 and one AMD Mach435 FPGAs, SRAM memory and buffer circuits. The DDMlite is an implementation of the BB-COMA architecture previously presented in . We present the detailed architecture of the DDMlite - in particular the node controller implementation, and explain the complexity/performance trade-offs that enabled us to reach our goals on time. Early results from experiments with the prototype will als be presented.
|Item Type:||Conference or Workshop Item (Paper)|
|Deposited By:||INVALID USER|
|Deposited On:||01 Jun 2009|
|Last Modified:||18 Nov 2009 16:20|
Repository Staff Only: item control page